

**AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111**

Serial Number: 09/644463

Filing Date: August 23, 2000

Title: SIMULTANEOUS BIDIRECTIONAL PORT WITH SYNCHRONIZATION

Assignee: Intel Corporation

Page 9

Dkt: 884.303US1 (INTEL)

**REMARKS**

In response to the Office Action dated 9 June 2003, the applicant requests reconsideration of the above-identified application in view of the following remarks. Claims 1-30 are pending in the application, and are rejected. None of the claims have been amended.

**Telephone Interview**

The applicant thanks Examiner Phan for the telephone interview granted on Monday, 18 August 2003, between himself and the applicant's representative Mr. Mates (Reg. No. 35,271). The substance of this response was discussed during the interview.

**Title**

The title will be amended upon entry of the present amendment.

**Rejection of Claims Under §102**

Claims 1, 4, 8-12, 14-18, 20-24, 26, 28 and 30 were rejected under 35 USC § 102(e) as being anticipated by Doblar (EPO 1 014 615). The applicant respectfully traverses.

Doblar was published on 28 June 2000, which is less than one year before the 23 August 2000 filing date of the present application. The applicant does not admit that Doblar is prior art, and reserves the right to swear behind Doblar at a later date.

Claim 1 recites an integrated circuit comprising, among other elements, a receiver having input hysteresis. Claim 9 recites an integrated circuit comprising, among other elements, a receiver having input hysteresis.

Doblar relates to a data transmission method. However, Doblar does not show a receiver having input hysteresis as is recited in claims 1 and 9. During the above-mentioned interview the applicant introduced Horowitz, Paul et al., The Art of Electronics, Second Edition, Cambridge University Press (1989) pp. 231-232, a copy of which is cited on the attached Information Disclosure Statement. The pages from Horowitz describe a Schmitt trigger and hysteresis. A Schmitt trigger and hysteresis are also described on page 7 of the present application. The applicant respectfully submits that Doblar does not show a receiver having input

**AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111**

Serial Number: 09/644463

Filing Date: August 23, 2000

Title: SIMULTANEOUS BIDIRECTIONAL PORT WITH SYNCHRONIZATION

Assignee: Intel CorporationPage 10  
Dkt: 884.303US1 (INTEL)

hysteresis. The applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claims 1 or 9, and that claims 1 and 9 are in condition for allowance.

Claims 4 and 8 depend on claim 1, and recite further limitations with respect to claim 1. Claims 10-12 depend on claim 9, and recite further limitations with respect to claim 9. For reasons analogous to those stated above, and the limitations in the claims, the applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claims 4, 8, and 10-12, and that claims 4, 8, and 10-12 are in condition for allowance.

Claim 14 recites a simultaneous bidirectional port circuit comprising, among other elements, a data driver and a synchronization circuit. Claim 20 recites an integrated circuit comprising, among other elements, a simultaneous bidirectional port and a synchronization circuit. Claim 24 recites an electronic system comprising, among other elements, a first simultaneous bidirectional port comprising a first data driver and a first synchronization driver.

Doblar does not show a data driver and a synchronization circuit or a data driver and a synchronization driver. Doblar does not show a simultaneous bidirectional port and a synchronization circuit. The applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claims 14, 20, or 24, and that claims 14, 20, and 24 are in condition for allowance.

Claims 15-18 depend on claim 14, and recite further limitations with respect to claim 14. Claims 21-23 depend on claim 20, and recite further limitations with respect to claim 20. Claim 26 depends on claim 24, and recites further limitations with respect to claim 24. For reasons analogous to those stated above, and the limitations in the claims, the applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claims 15-18, 21-23, or 26, and that claims 15-18, 21-23, and 26 are in condition for allowance.

Claim 28 recites a method of synchronizing an agent to a bidirectional bus comprising, among other elements, asserting a ready signal to signify the agent is ready to communicate on the bidirectional bus, and monitoring a transmission line for an indication that both the agent and a second agent are ready to communicate on the bidirectional bus.

Doblar does not show asserting a ready signal or monitoring a transmission line for an indication that both the agent and a second agent are ready to communicate on the bidirectional bus as is recited in claim 28.

**AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111**

Serial Number: 09/644463

Filing Date: August 23, 2000

Title: SIMULTANEOUS BIDIRECTIONAL PORT WITH SYNCHRONIZATION

Assignee: Intel Corporation

Page 11

Dkt: 884.303US1 (INTEL)

The applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claim 28, and that claim 28 is in condition for allowance. Claim 30 depends on claim 28, and recites further limitations with respect to claim 28. For reasons analogous to those stated above, and the limitations in the claims, the applicant respectfully submits that Doblar does not show or suggest all of the elements recited in claim 30, and that claim 30 is in condition for allowance.

**Rejection of Claims Under §103**

Claims 2-3, 5-7, 10, 13, 19, 27, and 29 were rejected under 35 USC § 103(a) as being unpatentable over Doblar in view of Klein (U.S. 6,040,714). The applicant respectfully traverses.

Klein issued on 21 March 2000, which is less than one year before the 23 August 2000 filing date of the present application. The applicant does not admit that Klein is prior art, and reserves the right to swear behind Klein at a later date.

Claims 2-3 and 5-7 depend on claim 1, and recite further limitations with respect to claim 1. Claims 10 and 13 depend on claim 9, and recite further limitations with respect to claim 9. Claim 19 depends on claim 14, and recites further limitations with respect to claim 14. Claim 27 depends on claim 24, and recites further limitations with respect to claim 24. Claim 29 depends on claim 28, and recites further limitations with respect to claim 28.

Klein relates to a method for providing two modes of I/O pad termination. Klein does not show the elements missing in Doblar discussed above. For reasons analogous to those stated above, and the limitations in the claims, the applicant respectfully submits that Doblar and Klein do not show or suggest all of the elements recited in claims 2-3, 5-7, 10, 13, 19, 27, and 29, and that claims 2-3, 5-7, 10, 13, 19, 27, and 29 are in condition for allowance.

**AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111**

Serial Number: 09/644463

Filing Date: August 23, 2000

Title: SIMULTANEOUS BIDIRECTIONAL PORT WITH SYNCHRONIZATION

Assignee: Intel Corporation

Page 12  
Dkt: 884.303US1 (INTEL)**CONCLUSION**

The applicant respectfully submits that all of the pending claims are in condition for allowance, and such action is earnestly solicited. The Examiner is invited to telephone the below-signed attorney at 612-373-6973 to discuss any questions which may remain with respect to the present application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

MATTHEW B. HAYCOCK ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation  
P.O. Box 2938  
Minneapolis, Minnesota 55402  
(612) 373-6973

Date 27 AUGUST 2003

By \_\_\_\_\_

Robert E. Mates  
Reg. No. 35,271

Name

KACIA LEE

Signature

Kacia Lee

**OFFICIAL****FAX RECEIVED**

AUG 28 2003

**GROUP 2100**